MOS管-P沟道增强(qiang)型(xing)mosfet工作原理及结构、特性详(xiang)解-KIA MOS管
信息来源:本站(zhan) 日期:2018-09-14
金(jin)属氧化(hua)物半导(dao)体(ti)场(chang)(chang)(chang)效(xiao)应(ying)(MOS)晶体(ti)管(guan)(guan)可分为(wei)N沟(gou)道(dao)(dao)与P沟(gou)道(dao)(dao)两大类(lei),P沟(gou)道(dao)(dao)硅MOS场(chang)(chang)(chang)效(xiao)应(ying)晶体(ti)管(guan)(guan)在(zai)N型(xing)(xing)(xing)(xing)硅衬底(di)上有两个P+区(qu),分别叫做源极和漏极,两极之间不通导(dao),柵极上加(jia)有足够的(de)正电压(源极接(jie)地)时,柵极下(xia)的(de)N型(xing)(xing)(xing)(xing)硅表面呈现P型(xing)(xing)(xing)(xing)反(fan)型(xing)(xing)(xing)(xing)层,成为(wei)连接(jie)源极和漏极的(de)沟(gou)道(dao)(dao)。改变(bian)栅(zha)压可以(yi)改变(bian)沟(gou)道(dao)(dao)中的(de)电子密度,从而改变(bian)沟(gou)道(dao)(dao)的(de)电阻。这(zhei)种MOS场(chang)(chang)(chang)效(xiao)应(ying)晶体(ti)管(guan)(guan)称为(wei)P沟(gou)道(dao)(dao)增强(qiang)型(xing)(xing)(xing)(xing)场(chang)(chang)(chang)效(xiao)应(ying)晶体(ti)管(guan)(guan)。如果N型(xing)(xing)(xing)(xing)硅衬底(di)表面不加(jia)栅(zha)压就已存(cun)在(zai)P型(xing)(xing)(xing)(xing)反(fan)型(xing)(xing)(xing)(xing)层沟(gou)道(dao)(dao),加(jia)上适(shi)当的(de)偏(pian)压,可使沟(gou)道(dao)(dao)的(de)电阻增大或(huo)减小。这(zhei)样的(de)MOS场(chang)(chang)(chang)效(xiao)应(ying)晶体(ti)管(guan)(guan)称为(wei)P沟(gou)道(dao)(dao)耗尽(jin)型(xing)(xing)(xing)(xing)场(chang)(chang)(chang)效(xiao)应(ying)晶体(ti)管(guan)(guan)。统称为(wei)P沟(gou)道(dao)(dao)MOS晶体(ti)管(guan)(guan)。
P沟(gou)道(dao)(dao)MOS晶(jing)体(ti)管的(de)(de)空穴迁移率低(di),因(yin)而在MOS晶(jing)体(ti)管的(de)(de)几何尺寸(cun)和工(gong)作电(dian)(dian)(dian)(dian)压(ya)(ya)绝对(dui)(dui)值相等的(de)(de)情(qing)况下,PMOS晶(jing)体(ti)管的(de)(de)跨导(dao)小于N沟(gou)道(dao)(dao)MOS晶(jing)体(ti)管。此外,P沟(gou)道(dao)(dao)MOS晶(jing)体(ti)管阈值电(dian)(dian)(dian)(dian)压(ya)(ya)的(de)(de)绝对(dui)(dui)值一般(ban)偏高,要求有较高的(de)(de)工(gong)作电(dian)(dian)(dian)(dian)压(ya)(ya)。它的(de)(de)供(gong)电(dian)(dian)(dian)(dian)电(dian)(dian)(dian)(dian)源(yuan)的(de)(de)电(dian)(dian)(dian)(dian)压(ya)(ya)大(da)(da)小和极(ji)性,与双极(ji)型晶(jing)体(ti)管——晶(jing)体(ti)管逻辑(ji)电(dian)(dian)(dian)(dian)路(lu)(lu)不兼容。PMOS因(yin)逻辑(ji)摆幅(fu)大(da)(da),充(chong)电(dian)(dian)(dian)(dian)放电(dian)(dian)(dian)(dian)过程长(zhang),加之器件跨导(dao)小,所以工(gong)作速度更低(di),在NMOS电(dian)(dian)(dian)(dian)路(lu)(lu)(见N沟(gou)道(dao)(dao)金属(shu)—氧化物—半(ban)导(dao)体(ti)集成电(dian)(dian)(dian)(dian)路(lu)(lu))出现之后,多数(shu)已为NMOS电(dian)(dian)(dian)(dian)路(lu)(lu)所取代。只是,因(yin)PMOS电(dian)(dian)(dian)(dian)路(lu)(lu)工(gong)艺(yi)简单,价格便宜,有些中(zhong)规模(mo)和小规模(mo)数(shu)字控制(zhi)电(dian)(dian)(dian)(dian)路(lu)(lu)仍采用PMOS电(dian)(dian)(dian)(dian)路(lu)(lu)技术。
PMOS集成电路是一种(zhong)适合在(zai)(zai)低(di)速、低(di)频领域内应(ying)用(yong)(yong)的器(qi)件(jian)。PMOS集成电路采(cai)用(yong)(yong)-24V电压(ya)供电。如图5所示的CMOS-PMOS接(jie)口(kou)电路采(cai)用(yong)(yong)两种(zhong)电源(yuan)供电。采(cai)用(yong)(yong)直接(jie)接(jie)口(kou)方式,一般CMOS的电源(yuan)电压(ya)选择在(zai)(zai)10~12V就能(neng)满(man)足(zu)PMOS对输(shu)入电平的要求。
MOS场效应晶体管(guan)具有很高的输入阻抗,在电路中(zhong)便于直接(jie)耦合,容易制成规模(mo)大的集成电路。
一、P沟道(dao)增强型mosfet的结(jie)构和工作原理
如图(tu)(1)是P沟道(dao)增(zeng)强型(xing)mosfet的(de)结构(gou)示意图(tu).通过光(guang)刻、扩散的(de)方法(fa)或其他手段,在(zai)N型(xing)衬(chen)底(基片)上制作出(chu)两个掺杂(za)的(de)P区,分别引(yin)出(chu)电(dian)极(ji),称(cheng)为源(yuan)(yuan)极(ji)(s)和(he)漏(lou)极(ji)(D),同时在(zai)漏(lou)极(ji)与源(yuan)(yuan)极(ji)之间的(de)Si02绝缘层上制作金属,称(cheng)为栅(zha)极(ji)(G),栅(zha)极(ji)与其他电(dian)极(ji)是绝缘的(de),所以称(cheng)为绝缘栅(zha)场(chang)效应管 。图(tu)(2)为P沟道(dao)增(zeng)强型(xing)MOS管的(de)电(dian)路符号
正常工作(zuo)时,P沟道(dao)增(zeng)强型mosfet的(de)衬底(di)必须与源极(ji)(ji)相连(lian),而漏心极(ji)(ji)对源极(ji)(ji)的(de)电压v璐应为负值,以保证两个P区(qu)与衬底(di)之间的(de)PN结均为反偏,同时为了(le)在衬底(di)顶表面附近形(xing)成导电沟道(dao)。栅(zha)极(ji)(ji)对源极(ji)(ji)的(de)电压‰也(ye)应为负.
1.导电沟道的(de)形成(VDS=0)
当VDS=0时(shi),在(zai)栅源之间加(jia)(jia)负(fu)(fu)电(dian)(dian)压比,如图(tu)(tu)(3)所示,由(you)于绝(jue)缘层(ceng)(ceng)的存在(zai),故没有电(dian)(dian)流,但是金属(shu)栅极(ji)(ji)被(bei)(bei)补充电(dian)(dian)而(er)聚集负(fu)(fu)电(dian)(dian)荷(he),N型(xing)半导体(ti)中的多子(zi)电(dian)(dian)子(zi)被(bei)(bei)负(fu)(fu)电(dian)(dian)荷(he)排斥向体(ti)内运动,表面(mian)留(liu)下带正电(dian)(dian)的离子(zi),形(xing)成耗(hao)尽(jin)层(ceng)(ceng),随(sui)着G、S间负(fu)(fu)电(dian)(dian)压的增加(jia)(jia),耗(hao)尽(jin)层(ceng)(ceng)加(jia)(jia)宽,当v&增大到一(yi)定值时(shi),衬底(di)中的空穴(少子(zi))被(bei)(bei)栅极(ji)(ji)中的负(fu)(fu)电(dian)(dian)荷(he)吸引到表面(mian),在(zai)耗(hao)尽(jin)层(ceng)(ceng)和绝(jue)缘层(ceng)(ceng)之间形(xing)成一(yi)个P型(xing)薄(bo)层(ceng)(ceng),称(cheng)反型(xing)层(ceng)(ceng),如下图(tu)(tu)
(4)所示,这个反型层就构(gou)成(cheng)漏(lou)源之间的(de)(de)导(dao)电沟道,这时的(de)(de)VGs称为开启(qi)电压VGS(th),啵(bo)到(dao)vGS(th)后再增(zeng)加(jia),衬底表面感应的(de)(de)空穴越多,反型层加(jia)宽(kuan)(kuan),而耗尽(jin)层的(de)(de)宽(kuan)(kuan)度(du)却(que)不(bu)再变化,这样我们可以(yi)用vGs的(de)(de)大小控制导(dao)电沟道的(de)(de)宽(kuan)(kuan)度(du)。
2.VDS≠O的(de)情(qing)况
导电(dian)(dian)(dian)沟道(dao)(dao)形成以后,D,S间(jian)加负(fu)向电(dian)(dian)(dian)压时(shi)(shi),那么在(zai)源(yuan)极(ji)(ji)与(yu)(yu)漏极(ji)(ji)之间(jian)将有漏极(ji)(ji)电(dian)(dian)(dian)流ID流通,而且ID随/VDS/而增(zeng)(zeng).ID沿沟道(dao)(dao)产(chan)生的(de)(de)压降使沟道(dao)(dao)上(shang)各点与(yu)(yu)栅极(ji)(ji)间(jian)的(de)(de)电(dian)(dian)(dian)压不再相等,该电(dian)(dian)(dian)压削弱了(le)栅极(ji)(ji)中负(fu)电(dian)(dian)(dian)荷电(dian)(dian)(dian)场的(de)(de)作用,使沟道(dao)(dao)从漏极(ji)(ji)到(dao)源(yuan)极(ji)(ji)逐渐变(bian)窄,如(ru)(ru)图(5)所(suo)示(shi).当VDS增(zeng)(zeng)大到(dao)使VGD=VGS(即VDS=VGS一VGS(TH)),沟道(dao)(dao)在(zai)漏极(ji)(ji)附近出现(xian)预(yu)夹断(duan),如(ru)(ru)图(6)所(suo)示(shi).再继续(xu)增(zeng)(zeng)大VDS,夹断(duan)区(qu)只是(shi)稍有加长,而沟道(dao)(dao)电(dian)(dian)(dian)流基(ji)本上(shang)保持预(yu)夹断(duan)时(shi)(shi)的(de)(de)数值,其原因(yin)是(shi)当出现(xian)预(yu)夹断(duan)时(shi)(shi)再继续(xu)增(zeng)(zeng)大VDS,VDS的(de)(de)多余(yu)部(bu)分(fen)就全(quan)部(bu)加在(zai)漏极(ji)(ji)附近的(de)(de)夹断(duan)区(qu)上(shang),故形成的(de)(de)漏极(ji)(ji)电(dian)(dian)(dian)流ID近似与(yu)(yu)VDS无关(guan)。
二、P沟道增强型mosfet的特性曲(qu)线(xian)和转(zhuan)移特性曲(qu)线(xian)
图(7)、(8)分(fen)别是P沟(gou)道(dao)增(zeng)强(qiang)型(xing)M06管的漏(lou)极(ji)特(te)性曲(qu)线(xian)和转移特(te)性曲(qu)线(xian).漏(lou)极(ji)特(te)性曲(qu)线(xian)也可(ke)分(fen)为(wei)可(ke)变电阻区(qu)、恒(heng)流区(qu)和夹断区(qu)三部(bu)分(fen).转移特(te)性曲(qu)线(xian)是、,璐使管子工作在漏(lou)极(ji)特(te)性曲(qu)线(xian)的恒(heng)流区(qu)时所(suo)对应的ID=F(VGS)曲(qu)线(xian):
ID与VGS的近似关系式为:
联系方(fang)式:邹先生
联(lian)系(xi)电话:0755-83888366-8022
手机:18123972950
QQ:2880195519
联系地址:深圳(zhen)市福田区车公庙天(tian)安数码城天(tian)吉大厦CD座5C1
请搜微信公众(zhong)号:“KIA半导体”或扫(sao)(sao)一扫(sao)(sao)下(xia)图“关(guan)注”官方微信公众(zhong)号
请(qing)“关注”官方微信公众(zhong)号:提供 MOS管 技术帮助